Latchup resistant process, com,ined with SEU mitigation circuitry, may provide sufficient protection for many satellite applications. We report proton and heavy ion cross section measurements to illustrate the epitaxial layer thickness dependence on a First-in, First-out (FIFO) memoy and microprocessor devices fabricated in a commercial CMOSRPI process.
I. INTRODUCTION
Complementary Metal Oxide Semiconductor (CMOS) devices have a long history of being susceptible to single event effects (SEE). T h s includes not only cell error events llke single event upset (SEU), but also destructive conditions such as single event latchup (SEL). SEL, in particular, is acknowledged as being a major concern to spaceflight electronic designers leading to potential mission failure. SEU, whle also being of concern to spacecraft designers, has multiple potential mitigation techtuques that aid device usability [ 
11.
Latchup mechanisms in CMOS processes are fairly well understood [2] , and the literature has many examples showing susceptibility in both bulk and epitaxial layer processes [3] . The parasitic n-p-n-p pathways are particularly troublesome in bulk CMOS processes and in h c k epitaxial (epi) processes involving n-well transistors. One such example is the Integrated Device Technologies' (IDT) proprietary CEMOS-5 process investigated in this study which utilizes a standard12 micron epi-layer. This "radiation-enhanced" or RE process is a twin-well, dry-etched, stepper-aligned process with a minimum feature size of 1 pm and a m i n i " effective channel length of 0.6 ,!Am. As was shown in [4] , the latchup sensitivity of h s process is highly dependent on the depth at which charge is deposited. By varying the particle range to examine this sensitivity, Levinson, et al. examined two latchup paths in the IDT process and mapped out the sharp latch up cross section dependence on the ion penetration depth for distances below 15 microns.
Methods certainly do exist to insure latchup-free parts, but these typically involve additional structural and processing related steps which may not be compatible with low cost or high performance [5] . In this study we explore, with quantitative cross section measurements of proton and heavy ion SEU and SEL, the dependance on the thickness of the epi-layer (resistivity of the material was unknown). The expectation of such a dependance is strongly suggested in the findings of [2-41, and based on the expected latchup benefits. IDT has fabricated two different test devices in which the epi-layer thickness is systematically varied fiom 6 to 12 microns. For convenience, we shall note these devices as being fabricated on a "split-epi" process.
TEST DEVICE DESCRIPTION
The 7201T is a parallel architecture, cascadeable FIFO, typically used by spacecraft designers as a data buffering device. This FIFO allows asynchronous read and write operations and has several status flags (device full, empty, and half-full) available for user monitoring. The device may be run statically up to a 33MHz access frequency [6] .
The 3081 is a hghly-integrated, hgh-performance, Reduced highly-successful, commercial R3000 instruction set family. The 308 1 includes a R3000A-compatible central processing unit (CPU), floating point accelerator, instruction and data caches, plus system control logic (i.e., memory arbiters, etc... 
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B. Proton Test Facility
In addition to SEL, three types of SEUs may be apparent in 
IV. TEST FACILITIES
A. Heavy Ion Test Facility
The test facility used was the Brookhaven National Laboratories Hard copies and computer floppy disks of the test data and graphs are made availiible.
For the 7201 T FIFO, typical operating currents for the devices under test (DUTs) were 13 mA with a maximum (or SEL) current set to 28 mA. All devices were tested in a dynamic mode of operation (as per project-specific requirements). The testing was performed using an all logical high (ones) data pattern with altematingRead/Writes at a 50% duty cycle. Device operation was nominally at 1 MHz. An SEU was defined as a non-compare of the data between test device and reference data. Collected test data was then analyzed further to determine control errors.
The 3081 RISC microprocessor, however, was tested for SEL only. Testing was performed on a biased and clocked device.
Two to three device samples of each epi-thickness were tested. This is a compromise between test costs and statistical results.
It should also be noted that all tests were performed at room temperature. As has been observed throughout the radiation effects community, SEE results may vary based on temperature. For SEL, in particular, lower a LET, and higher device crosssection is common.
VI. HEAVY ION SEL TEST RESULTS
The primary goal ofour tests was to study the of SEL sensitivity with the differing epi-layer thicknesses. Figure 1 illustrates the test results for the FIFO; Figure 2 for the microprocessor.
3 summarizes the results observed and Weibull parameters to fit the data. As may be noticed, the SEL LET,,, increased while the device cross section decreased as the device epi-layer thickness increased.
For the dataset for the microprocessor test, as provided by NRL, the SEL susceptibility also decreased as the epi-layer decreased.
No latchup was observed on the 6 p m device. Table 4 It should be noted that Weibull plots, while not usually utilized for SEL, appear to provide a relatively "good fit" to the data and hence are provided for convenience. The plots, herein, would also find a better Weibull fit with an extension of experimental data.
VII. FIFO HEAVY ION SEU TEST RESULTS
All test samples were susceptible to SEUs. The single bit SEU LET, for the 6 jrm epi thickness FIFO was less than 3.5 with a saturation device cross-section of 3E-3cmZ. Figure 3 illustrates this test data along with the data points taken for the 8 and 10 pm epi thicknesses. No LET, or saturation cross section were determined for the other epi-thickiess devices either due to the occurrence of SEL or mission-specific test criteria..
Sporadic multiple bit and control errors were seen periodically throughout the testing. It is thought that since these are simply a spec~al-case type of SEU, their test results are extremely dependent on such items as the number of cells, layout, and design rules as compared to the memory storage cells within the same device. In particular, multiple bit upsets noimally require that the adjacent cells be mapped to the same logical address. SEU LET,, for control SEUs was approximately 20. Because of the relative randomless ofocciu~ence, no statistically significant cross sections were deteimiiied
As can be noted in Figure 3 , there appears to be no statistically significant variance between device SEU cross sections and the associated epi thicknesses. This, however, may be limited to the number of test samples utilized and test runs performed (cost and time constraints). More detailed SEU testing would be needed to provide more thorough results.
Equation (1) represents the standard Weibull equation utilized to fit the experimental data.
VIII. FIFO PROTON TEST RESULTS
Testing was peifommed on the 6 pm test samples only, using a monoenergetic proton beam. Both lidded and delidded device samples were tested. With 63 MeV protons, the measured device error cross section was 3E-1 lcm'on average with a variance of less than a factor of two between samples (lidded or delidded). No Pl-oto1l-iIlduced SEL Was ohsel-ved.
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The dataset for the FIFO test, as provided by NASNGSFC, the SEL susceptibility decreased as the epi-layer thickness decreased. No SEL was observed on the 6 p m devices even though greater than 1E7 particles/cm* were incident with an LET of 8 1, I . Table Proton SEU testing also provides an opportunity to gather total dose degradation information. Though no constraints were placed on the test with respect to dose rate, we note that greater than 100 kRad (Si) dose was delivered incrementally at less than 100 raddsec over the course of several hours. Table 5 shows device current consumption in normal operating mode versus proton doses.
IX. DISCUSSION
It is interesting to note that two separate devices fabricated in the split-epi lot were aided by the reduction in epi-layer thickness fiom SE% concerns. As the epi-layer became thinner, the device became less susceptible to SEL through both a reduction in asymptotic cross section and an increase in LET,. In both device types, SEL was not seen with a 6 ym epi thickness. This leads to further discussion in several areas.
First, even though the process was the same, the results for the two device types had some variance (SEL LET,,,s for instance Relevant to design constraints is the architecture of a device. The 7201T FIFOs are 9-bit wide ICs. The typical design usage is to utilize 8-bit (or byte) wide paths (or multiple 8-bit wide paths). Thus for most design applications, the ninth bit may be used for parity. This enables detection of single bit errors, the most prevalent SEU characteristic of these parts. If the designer is able to accept the spurious SEU, then the 6 pm device (no SEL observed) may be acceptable for his or her application. This must be judged on a case-by-case basis.
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Even though Ml SEU characterization was not presented herein on the 3081 microprocessor, one would expect SEUs to occur in this device based on the 7201 T FIFO data. Again, if the spacecraft design utilizes mitigation techniques as described in [ 11, devices may have a potential usage in spaceflight.
6630 years (assuming SEL at worst case test parameters) For reference, SEI, rates were calculated for the 308 1 SEL results. Table 6 presents a summary of SEL rates.
XI. CONCLUSION
We have presented a set of data concerning the SEE effects on CMOS devices utilizing various thickness epi-layers. The SEL results show a clear improvement with decreasing thickness. This knowledge may have a d e f~t i v e use in applying commercial devices to spacecraft programs.
In particular, data was presented on the same device with only varying epi thickness. The implication is clear; a reduced epi thlckness in a commercial device is capable of reducing the risk of SEL.
